1.
Villa FJ, Acacio Sánchez M, García Carrasco JM. Toward Energy-Efficient High-Performance Organizations of the Memory Hierarchy in Chip-Multiprocessors Architectures. JCS&T [Internet]. 2006 Apr. 3 [cited 2025 Mar. 16];6(01):p. 1-7. Available from: https://journal.info.unlp.edu.ar/JCST/article/view/823