F. J. Villa, M. Acacio Sánchez, and J. M. García Carrasco, “Toward Energy-Efficient High-Performance Organizations of the Memory Hierarchy in Chip-Multiprocessors Architectures”, JCS&T, vol. 6, no. 01, pp. p. 1–7, Apr. 2006.