Villa, F. J., Acacio Sánchez, M. and García Carrasco, J. M. (2006) “Toward Energy-Efficient High-Performance Organizations of the Memory Hierarchy in Chip-Multiprocessors Architectures”, Journal of Computer Science and Technology, 6(01), pp. p. 1–7. Available at: https://journal.info.unlp.edu.ar/JCST/article/view/823 (Accessed: 16 March 2025).