(1)
Villa, F. J.; Acacio Sánchez, M.; García Carrasco, J. M. Toward Energy-Efficient High-Performance Organizations of the Memory Hierarchy in Chip-Multiprocessors Architectures. JCS&T 2006, 6, p. 1-7.