[1]
Villa, F.J., Acacio Sánchez, M. and García Carrasco, J.M. 2006. Toward Energy-Efficient High-Performance Organizations of the Memory Hierarchy in Chip-Multiprocessors Architectures. Journal of Computer Science and Technology. 6, 01 (Apr. 2006), p. 1–7.